PrototypeCommon
iammituraj/pequeno_riscv
Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.
- Owner
- iammituraj (personal account)
- Stars
- Stars: 161
- Forks
- Forks: 15
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2023
- Topics
- cpurisc-vrtlfpgasystemverilog
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- GodelMachine/AHB2Stars: 164SystemVerilogPrototype
- openhwfoundation/cv32e40sStars: 163SystemVerilogPrototype
- Xilinx/open-nic-shellStars: 161SystemVerilogPrototype
- agalimberti/NoCRouterStars: 160SystemVerilogPrototype
- chipsalliance/caliptra-rtlStars: 160SystemVerilogPrototype
- accellera-official/uvm-coreStars: 156SystemVerilogPrototype