PrototypeCommon
ultraembedded/riscv_soc
Basic RISC-V Test SoC
- Owner
- ultraembedded (personal account)
- Stars
- Stars: 213
- Forks
- Forks: 40
- Language
- Verilog
- License
- None
- Created
- 2019
- Topics
- risc-vsystem-on-chipverilogsystemcfpga-socfpga-soc-linuxlinuxriscv-linux
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by ultraembedded
All 14 repos by ultraembedded- ultraembedded/riscvStars: 1,812VerilogBeta
- ultraembedded/biriscvStars: 1,329VerilogBeta
- ultraembedded/coresStars: 940VerilogBeta
- ultraembedded/core_ddr3_controllerStars: 645VerilogAlpha
- ultraembedded/FPGAmpStars: 307CAlpha
- ultraembedded/core_jpegStars: 283VerilogAlpha
Nearby in Verilog
All Verilog repos- cucapra/filamentStars: 215VerilogPrototype
- MIPSfpga/schoolMIPSStars: 214VerilogPrototype
- mirkat1206/2021_Spring_NCTU_ICLABStars: 214VerilogPrototype
- zach0zhang/Single_instruction_cycle_OpenMIPSStars: 210VerilogPrototype
- risclite/R8051Stars: 209VerilogPrototype
- Juniper/open-register-design-toolStars: 209VerilogPrototype