PrototypeCommon
ultraembedded/core_audio
Audio controller (I2S, SPDIF, DAC)
- Owner
- ultraembedded (personal account)
- Stars
- Stars: 101
- Forks
- Forks: 19
- Language
- Verilog
- License
- GPL-2.0
- Created
- 2019
- Topics
- i2sspdifdacaudioaxi4-liteverilogfpga
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by ultraembedded
All 14 repos by ultraembedded- ultraembedded/riscvStars: 1,811VerilogBeta
- ultraembedded/biriscvStars: 1,327VerilogBeta
- ultraembedded/coresStars: 939VerilogBeta
- ultraembedded/core_ddr3_controllerStars: 644VerilogAlpha
- ultraembedded/FPGAmpStars: 307CAlpha
- ultraembedded/core_jpegStars: 283VerilogAlpha
Nearby in Verilog
All Verilog repos- os-fpga/RaptorStars: 101VerilogPrototype
- vortexgpgpu/skyboxStars: 101VerilogPrototype
- ETH-PLUS/JingzhaoStars: 101VerilogPrototype
- jbush001/PASCStars: 101VerilogPrototype
- stanford-ppl/spatial-langStars: 101VerilogPrototype
- dawsonjon/verilog-mathStars: 101VerilogPrototype