AlphaUncommon
ultraembedded/core_ddr3_controller
A DDR3 memory controller in Verilog for various FPGAs
- Owner
- ultraembedded (personal account)
- Stars
- Stars: 644
- Forks
- Forks: 111
- Language
- Verilog
- License
- None
- Created
- 2020
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by ultraembedded
All 14 repos by ultraembedded- ultraembedded/riscvStars: 1,811VerilogBeta
- ultraembedded/biriscvStars: 1,327VerilogBeta
- ultraembedded/coresStars: 939VerilogBeta
- ultraembedded/FPGAmpStars: 307CAlpha
- ultraembedded/core_jpegStars: 283VerilogAlpha
- ultraembedded/riscv_socStars: 212VerilogPrototype
Nearby in Verilog
All Verilog repos- jmahler/mips-cpuStars: 660VerilogAlpha
- fguzman82/gateGPTStars: 656VerilogAlpha
- dtysky/FPGA-Imaging-LibraryStars: 644VerilogAlpha
- The-OpenROAD-Project/OpenSTAStars: 638VerilogAlpha
- SymbioticEDA/riscv-formalStars: 634VerilogAlpha
- seldridge/verilogStars: 632VerilogAlpha