PrototypeCommon
alexforencich/verilog-lfsr
Fully parametrizable combinatorial parallel LFSR/CRC module
- Owner
- alexforencich (personal account)
- Stars
- Stars: 165
- Forks
- Forks: 61
- Language
- Python
- License
- MIT
- Created
- 2016
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by alexforencich
All 13 repos by alexforencich- alexforencich/verilog-ethernetStars: 3,145VerilogRC
- alexforencich/verilog-axiStars: 2,168VerilogRC
- alexforencich/verilog-pcieStars: 1,675VerilogBeta
- alexforencich/verilog-axisStars: 925PythonBeta
- alexforencich/verilog-i2cStars: 731VerilogBeta
- alexforencich/verilog-uartStars: 591VerilogAlpha
Nearby in Python
All Python repos- YUTA-fywoo/jev-gui-delegateStars: 165PythonPrototype
- shootthesound/ComfyUI-Fizgig-H3-StillStars: 165PythonPrototype
- xiazhuo123456789/vibe-knowledge-videoStars: 165PythonPrototype
- mbr/flask-kvsessionStars: 165PythonPrototype
- vmware-archive/salt-contribStars: 165PythonPrototype
- mitshell/cardStars: 165PythonPrototype