RCEpic
chipsalliance/chisel
Chisel: A Modern Hardware Design Language
- Owner
- chipsalliance (organization)
- Stars
- Stars: 4,826
- Forks
- Forks: 665
- Language
- Scala
- License
- Apache-2.0
- Created
- 2015
- Topics
- chiselchisel3scalafirrtlrtlchip-generatorverilog
- Tier
- RC (2,000 to 4,999 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/rocket-chipStars: 3,896ScalaRC
- chipsalliance/veribleStars: 1,973C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/Cores-VeeR-EH1Stars: 971SystemVerilogBeta
- chipsalliance/firrtlStars: 748ScalaBeta
- chipsalliance/chisel-templateStars: 710ShellBeta
Nearby in Scala
All Scala repos- linkerd/linkerdStars: 5,305ScalaStable
- microsoft/SynapseMLStars: 5,252ScalaStable
- sbt/sbtStars: 4,953ScalaRC
- airbnb/aerosolveStars: 4,810ScalaRC
- scala-js/scala-jsStars: 4,708ScalaRC
- scala-native/scala-nativeStars: 4,705ScalaRC