BetaRare
chipsalliance/firrtl
Flexible Intermediate Representation for RTL
Archived: this repository is read-only
- Owner
- chipsalliance (organization)
- Stars
- Stars: 748
- Forks
- Forks: 180
- Language
- Scala
- License
- Apache-2.0
- Created
- 2015
- Topics
- firrtlintermediaterepresentationhardwaretransformationcompiler
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/chiselStars: 4,826ScalaRC
- chipsalliance/rocket-chipStars: 3,895ScalaRC
- chipsalliance/veribleStars: 1,974C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/Cores-VeeR-EH1Stars: 971SystemVerilogBeta
- chipsalliance/chisel-templateStars: 709ShellBeta
Nearby in Scala
All Scala repos- gearpump/gearpumpStars: 756ScalaBeta
- com-lihaoyi/requests-scalaStars: 752ScalaBeta
- apache/incubator-toreeStars: 750ScalaBeta
- RayRoestenburg/akka-in-actionStars: 745ScalaBeta
- gregdurrett/berkeley-doc-summarizerStars: 745ScalaBeta
- TouK/nussknackerStars: 745ScalaBeta