AlphaUncommon
chipsalliance/Cores-VeeR-EL2
VeeR EL2 Core
- Owner
- chipsalliance (organization)
- Stars
- Stars: 349
- Forks
- Forks: 116
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2020
- Topics
- el2verilatorwestern-digitalriscvrisc-vprocessoropen-source-hardwarefusesocrtlfpga
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/chiselStars: 4,827ScalaRC
- chipsalliance/rocket-chipStars: 3,895ScalaRC
- chipsalliance/veribleStars: 1,974C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/Cores-VeeR-EH1Stars: 971SystemVerilogBeta
- chipsalliance/firrtlStars: 748ScalaBeta
Nearby in SystemVerilog
All SystemVerilog repos- facebookresearch/deepfloatStars: 401SystemVerilogAlpha
- pulp-platform/FlooNoCStars: 371SystemVerilogAlpha
- MPSU/APSStars: 362SystemVerilogAlpha
- RHSResearchLLC/NiteFury-and-LiteFuryStars: 337SystemVerilogAlpha
- pulp-platform/riscv-dbgStars: 333SystemVerilogAlpha
- VerificationExcellence/UVMReferenceStars: 308SystemVerilogAlpha