AlphaUncommon
chipsalliance/Surelog
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
- Owner
- chipsalliance (organization)
- Stars
- Stars: 476
- Forks
- Forks: 91
- Language
- C++
- License
- Apache-2.0
- Created
- 2019
- Topics
- verilogparserpython-apiparser-astvpisystemverilogpreprocessorvpi-apivpi-standardantlr
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/chiselStars: 4,826ScalaRC
- chipsalliance/rocket-chipStars: 3,896ScalaRC
- chipsalliance/veribleStars: 1,973C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/Cores-VeeR-EH1Stars: 971SystemVerilogBeta
- chipsalliance/firrtlStars: 748ScalaBeta
Nearby in C++
All C++ repos- hasherezade/process_overwritingStars: 476C++Alpha
- D7EAD/liboaiStars: 476C++Alpha
- sonocotta/esp32-audio-dockStars: 476C++Alpha
- zsiciarz/aquilaStars: 476C++Alpha
- zeromq/zmqppStars: 476C++Alpha
- adafruit/Adafruit-Fingerprint-Sensor-LibraryStars: 476C++Alpha