AlphaUncommon
chipsalliance/UHDM
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
- Owner
- chipsalliance (organization)
- Stars
- Stars: 269
- Forks
- Forks: 49
- Language
- C++
- License
- Apache-2.0
- Created
- 2019
- Topics
- vpi-apivpi-interfacesystemveriloglistenerserializationieee-standard
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/chiselStars: 4,826ScalaRC
- chipsalliance/rocket-chipStars: 3,895ScalaRC
- chipsalliance/veribleStars: 1,974C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/Cores-VeeR-EH1Stars: 971SystemVerilogBeta
- chipsalliance/firrtlStars: 748ScalaBeta
Nearby in C++
All C++ repos- starkware-libs/stone-proverStars: 269C++Alpha
- annihilatorq/omniStars: 269C++Alpha
- Wh04m1001/CVE-2025-48799Stars: 269C++Alpha
- larskanis/fxrubyStars: 269C++Alpha
- hbristow/argparseStars: 269C++Alpha
- ANGSD/angsdStars: 269C++Alpha